

The logo for SYSTEM C features the text "SYSTEM C" in a white, sans-serif font, with a trademark symbol (TM) to the right. The text is centered within a dark blue, semi-circular shape that resembles a stylized speech bubble or a partial arc. This shape is positioned above a horizontal band of thin, parallel lines that span the width of the slide. The background of the slide is split horizontally: the top half is a solid yellow-green color, and the bottom half is a solid dark blue color.

SYSTEM C™

TLM and Verification

Adam Rose
March 2004


SystemC Transaction Level Modeling

■ *What is TLM?*

- Communication uses function calls
`burst_read(char* buf, int addr, int len);`

■ *Why is TLM interesting?*

- Fast and compact
- Integrate HW and SW models
- Early platform for SW development
- Early system exploration and verification
- Verification reuse



SystemC Transaction Level Modeling

- *How is TLM being adopted?*
 - Widely used for verification
 - TLM for design is starting at major electronics companies
- *Is it really worth the effort?*
 - Yes, particularly for platform-based design and verification
- *What will help proliferate TLM?*
 - Standard TLM APIs and guidelines
 - Availability of TLM platform IP
 - Tool support

➤ SystemC TLM Standard

Endorsements of the OSCI TLM API

“We are excited about the TLM API proposal that is currently being reviewed by the OSCI TLM working group. This proposal satisfies the technical requirements of the TLM-API WG. We believe it can provide the standard foundation that enables transaction level SystemC IP to be developed and reused quickly and efficiently.”

- Adam Donlin, Xilinx
- Frank Ghenassia, ST Microelectronics, Chairman of OSCI TLM WG
- Serge Goossens, CoWare
- Anssi Haverinen, Nokia, Chairman of OCP-IP TLM Working Group
- Mike Meredith, Forte Design Systems
- Stuart Swan, Cadence Design Systems

TLM API Goals

- Support design & verification IP reuse
- Provide common TLM recipe
- Usability
- Safety
- Speed
- Generality
 - Abstraction Levels
 - HW / SW
 - Different communication architectures (bus, packet, NOC, ...)
 - Different protocols

Key Concepts

- Focus on SystemC interface classes
 - Define small set of generic, reusable TLM interfaces
 - Different components implement same interfaces
 - Same interface can be implemented
 - ◆ directly within a C/C++ function, or
 - ◆ via communication with other modules/channels in system
- Object passing semantics
 - Similar to `sc_fifo`, effectively pass-by-value
 - Avoids problems with raw C/C++ pointers
 - Leverage C++ smart pointers and containers where needed

Key Concepts (cont.)

- **Unidirectional vs. bidirectional dataflow**
 - Unidirectional interfaces are similar to `sc_fifo`
 - Bidirectional can be easily and cleanly layered on unidirectional
 - Separates requests from responses
- **Blocking vs. nonblocking**
- **Use `sc_port` & `sc_export`**

Layered TLM API Architecture

<p><u>User Layer</u></p> <p>Protocol-specific "convenience" API Targeted for embedded SW engineer Typically defined and supplied by IP vendors</p>	<pre>amba_bus->burst_read(buf, adr, n);</pre>
<p><u>Protocol Layer</u></p> <p>Protocol-specific code Adapts between user layer and transport layer Typically defined and supplied by IP vendors</p>	<pre>req.addr = adr; req.num = n; rsp = transport(req); return rsp.buf;</pre>
<p><u>Transport Layer</u></p> <p>Uses generic data transport APIs and models Facilitates interoperability of models Key focus of TLM standard May use generic fifos, arbiters, routers, xbars, pipelines, etc.</p>	<pre>sc_port<tlm_transport_if<REQ, RSP> > p;</pre>

Unidirectional TLM Interfaces

<p style="text-align: center;"><u>Blocking Put Interface</u></p> <pre>template < typename T > class tlm_blocking_put_if : public virtual sc_interface { public: virtual void put(const T &t) = 0; };</pre>	<p style="text-align: center;"><u>Nonblocking Put Interface</u></p> <pre>template < typename T > class tlm_nonblocking_put_if : public virtual sc_interface { public: virtual bool nb_put(const T &t) = 0; virtual bool nb_can_put() const = 0; virtual const sc_event &ok_to_put() const = 0; };</pre>
<p style="text-align: center;"><u>Blocking Get Interface</u></p> <pre>template < typename T > class tlm_blocking_get_if : public virtual sc_interface { public: virtual T get() = 0; virtual void get(T &t) { t = get(); } };</pre>	<p style="text-align: center;"><u>Nonblocking Get Interface</u></p> <pre>template < typename T > class tlm_nonblocking_get_if : public virtual sc_interface { public: virtual bool nb_get(T &t) = 0; virtual bool nb_can_get() const = 0; virtual const sc_event &ok_to_get() const = 0; };</pre>

Unidirectional TLM Interfaces

<p style="text-align: center;"><u>Blocking Put Interface</u></p> <pre>tlm_port< tlm_put_if< ethernet_packet > > p; ethernet_packet e; p->put(e);</pre>	<p style="text-align: center;"><u>Nonblocking Put Interface</u></p> <pre>tlm_port< tlm_put_if< ethernet_packet > > p; ethernet_packet e; if(p->nb_can_put()) p->nb_put(e);</pre>
<p style="text-align: center;"><u>Blocking Get Interface</u></p> <pre>tlm_port< tlm_get_if< ethernet_packet > > p; ethernet_packet e = p->get();</pre>	<p style="text-align: center;"><u>Nonblocking Get Interface</u></p> <pre>tlm_nonblocking_get_port < ethernet_packet > p; SC_METHOD(get_packet); sensitive << p.ok_to_get(); void get_packet() { ethernet_packet e; p->nb_get(e); ... }</pre>



Bidirectional TLM Interface

Bidirectional Blocking Interface

```
template < typename REQ , typename RSP >  
class tlm_transport_if : public virtual sc_interface  
{  
public:  
    virtual RSP transport( const REQ & ) = 0;  
};
```


```
sc_port < tlm_transport_if < AMBA_REQ , AMB_RSP > > p;  
  
AMBA_REQ req( READ , 0x1000 );  
AMB_RSP rsp;  
  
rsp = p->transport( req );
```

Transaction Level Modeling with the TLM API



Transaction Level Modeling – Cross Bar

- Uses the same components on the previous slide connected in different ways




Cross Bar Switch


Transaction Level Modeling and Verification

- Verification is best done at the transaction level
 - Enables reuse between block level and system level tests, and between simulation and emulation.
- TLMs are used to increase execution speed of DUT
- A testbench is a TLM of the environment of the DUT
- TLMs are used as golden models to predict behaviour of DUT


TLM used to increase execution speed




TLM used to increase execution speed



TLM used to model the DUT's environment



TLM as a Golden Model



SCV, TLM and Verification

- TLM and SCV are complementary
 - The TLM API provides a standardized communication mechanism for both TLM and verification
 - The fifo based unidirectional interfaces in particular are very well suited to verification
 - SCV provides constrained randomization and transaction recording
- The most interesting new developments in OSCI, ESL EDA, and SystemC Users are on the boundary between TLM and Verification
- The OSCI TLM is available for public review
 - Download www.systemc.org