

The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning

Tim Kogel


European SystemC User Group Meeting,
12.10.2004

Outline


- Transaction Level Modeling Overview
 - Problem Statement
 - MP-SoC Design Flow
 - Terminology and Standardization: The 4 TLM Views

- Architects View Framework
 - Virtual Architecture Mapping technology
 - Tooling

MP-SoC Platform Design Challenge



Spatial & Temporal Mapping




Multi-level SoC Design

Magarshak/Paulin, DAC03

- System application design
 - domain specific algorithm design
 - eSW design
- MP-SoC platform design
 - specification, assembly and configuration of existing IP
 - spatial & temporal mapping of application to MP-SoC platform
 - eSW verification and profiling
 - reference model for HW verification
- High-level IP block design
 - embedded Processors: RISC, DSP, ASIPs
 - interconnect: busses, NoC
 - standard I/O: PCI, SPIx, DDR/QDR, ...
- Technology & basic IP
 - memories
 - heterogeneous technologies: eDRAM, eFLASH, RF, ...

TLM domain

TLM based MP-SoC design flow



TLM Standardization Matrix

OSCI TLM standard	bidirectional blocking Transport (SW centric)	unidirectional non/blocking FIFO (HW centric)	
functional	FV		TL3
timed	PV	AV	TL2
cycle accurate		VV	TL1
	CoWare Classification		OCP-IP

Outline


- Transaction Level Modeling Overview
 - Problem Statement
 - MP-SoC Design Flow
 - Terminology and Standardization

- Architects View Framework
 - Workflow
 - Virtual Architecture Mapping technology
 - Tooling


Architects View Framework

User Models

Architecture Models



simulation results




configuration files




SystemC Simulation


Modular Architects View




Implicit Timing Annotation




Virtual Processing Unit




AV Framework Libraries



AV based Architecture Exploration and Partitioning



Message Sequence Chart Trace



ConvergenSC Analysis


port/memory analysis

- based on PlatformCreator address map



bus analysis

- all NoC nodes instrumented
- trace views
- statistical views



Summary

- Architects View Value Proposition
 - high abstraction level
 - simulation speed, modeling efficiency
 - generic synchronization protocol, declarative xml based configuration
 - modularity, flexibility
 - comprehensive set of debugging and analysis tools
 - scales to upcoming complexity challenges
 - Network-on-Chip
 - Multi-Processor SoC
 - OSCI TLM and OCP TL2 standard compliant
- Part of CoWare ConvergenSC Family
 - leverage Platform Creator, debugging, analysis, and fast simulator
 - seamless refinement to cycle-level TLM and RTL
 - IP library: processors, buses

Thank You!