Presentation-3-Intro.pdf
Opening: 3. ESCUG Meeting, Wolfgang Rosenstiel, University of Tübingen, ESCUG, Germany
Presentation-3-FlomKroliHard.pdf
Welcome, Mark Flomenhoft, VP HLS - Synopsys, Inc.
Presentation-3-Albrecht-Mayer.pdf
System on Chip modeling with SystemC - Past and Future, Dr. Albrecht Mayer, Infineon Technologies AG
Presentation-3-Bernhard-Niemann.pdf
RTL Design-Flow with SystemC in an Industrial Design Project, Bernhard Niemann, Fraunhofer Institute for Integrated Circuits
Presentation-3-Dundar-Dumlugol.pdf
System design capabilities in v1.2beta, Dündar Dumlugöl, CoWare
Presentation-3-Franco-Fummi.pdf
A Framework for the Analysis of SystemC Descriptions, Franco Fummi, University of Verona. Italy
Presentation-3-Marcello-Coppola.pdf
SystemC 2.0 : Myth or Reality, Marcello Coppola, STMicroelectronics
Presentation-3-Stuart-Swan.pdf
SystemC v2.0 Roadmap, Stuart Swan, Cadence Design Systems
Presentation-3-Thorsten-Groetker.pdf
SystemC 2.0 Specification and Benefits, Thorsten Grötker, Synopsys, Inc.
Presentation-3-Appendix.pdf
SystemC Product Briefs